Title
Author
Year
Volume
:
2024
Vol. 1
no. 1
Vol. 2
2023
Vol. 1
no. 1
no. 2
2022
Vol. 1
no. 1
2021
Vol. 1
no. 1
2019
Vol. 1
no. 1
no. 2
2013
Vol. 1
no. 1
Vol. 2
no. 1
2011
Vol. 1
no. 1
Vol. 2
no. 1
2010
Vol. 1
no. 1
no. 2
Vol. 2
Vol. 0
Vol. 1
High Speed Reconfigurable SWP Operator for Multimedia Processing Using Redundant Data Representation
Pages
:
45-52
Shafqat Khan, Emmanuel Casseau, Daniel Menard
For better performance and efficiency, high-speed reconfigurable computation units are required in processor design. However the reconfiguration overheads like interconnection cost and reconfiguration time reduce the benefits of reconfigurable processors. At the same time within the arithmetic operators, the speed of operations on binary data cannot be increased beyond certain limits because of the inherited carry propagation at any stage of the addition. In this paper to address both reconfiguration and computation time issues, a high-speed reconfigurable operator is proposed for multimedia applications. This operator provides reconfigurability at both the operation level (different multimedia oriented operations) and at the data size level (different pixel data sizes) through the use of multimedia oriented subword parallelism (SWP). The speed of the different arithmetic operations is improved through the use of a carry propagation free addition on a redundant (barrow save) data representation. For multimedia applications, this operator ensures reconfigurability with high resource utilization along with high-speed operations.
Home
|
Aims and scopes
|
Editorial board
|
Published issues
|
Instruction for authors
